



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/676,886

09/30/2003

Brian P. Johnson

42.P16972

8110

8791

7590

03/13/2006

BLAKELY SOKOLOFF TAYLOR & ZAFMAN
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1030

EXAMINER

WALTER, CRAIG E

ART UNIT

PAPER NUMBER

2188

DATE MAILED: 03/13/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/676,886	JOHNSON, BRIAN P.	
	Examiner	Art Unit	
	Craig E. Walter	2188	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 26 February 2004.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-42 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-42 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 30 September 2003 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>2/18/04</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Information Disclosure Statement

1. The information disclosure statement (IDS) submitted on 18 February 2004 was fully considered by the examiner.

Drawings

2. The drawings are objected to because of the following reasons:

Figures 1 and 2 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Additionally, element 316 in Fig. 3 should be rewritten to accurately reflect this step in view of the description provided in paragraph 0029 of the specification.

Specification

3. The disclosure is objected to because of the following informalities:

No brief summary is provided.

The word "Field" on line 1 of page 2 is misspelled.

The word "Figures" on line 1 of page 5 is misspelled.

Appropriate correction is required.

Claim Objections

4. Claims 7, 19, 31 and 39 are objected to because of the following informalities:

The word "configuration" should be omitted to provide proper antecedent basis for the controller register.

Appropriate correction is required.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

5. Claims 33-42 are rejected under 35 U.S.C. 101 because the claimed invention is not limited to statutory subject matter as the machine-readable medium recited in these claims recite both statutory subject matter (i.e. EEPROM) and non-statutory subject matter (i.e. carrier waves). Please refer to paragraph 0036 of the specification.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

Art Unit: 2188

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1, 13 and 33 are rejected under 35 U.S.C. 102(b) as being anticipated by Nizar et al. (US Patent 6,378,056 B2), hereinafter Nizar.

As for claims 1, 13, and 33 Nizar teaches a method, system and machine-readable medium comprising:

a central processing unit (Fig. 1, element 195);

a memory unit (Fig. 1, element 104); and

a first unit (Fig. 5, element 500 – memory controller, or MCH) to access a first unit of data from a Serial Presence Detect (SPD) device of the memory unit (referring to Fig. 5, and col. 13, line 52 through col. 14, line 8 – information stored in the module's SPD is read by the MCH via the serial interface in the ICH (element 505)), and the first unit to access, via the first unit of data, a second unit of data stored separately from the first unit of data (col. 14, lines 26-37 – SPD configuration data is read from the RDRAM devices. The memory controller registers are then programmed with values from the SPD so that each RDRAM device can be uniquely accessed by the controller – Also, please note in Fig. 5, element 572 – the module's SPD are at a different location than the RDRAMs). In other words, the data (i.e. a second unit of data) in the RDRAMs can be accessed once the controller is programmed with values extracted from the SPD (i.e. via the first unit of data).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nizar (US Patent 6,378,056 B2) in view of Wilcox et al. (US PG Publication 2003/0061458 A1), hereinafter Wilcox.

As for claim 25, though Nizar teaches all of the elements of claim 13 (as described above), he fails to teach his system including a graphics controller.

Wilcox however teaches a memory control with lookahead power management system, which includes a graphics controller coupled to a memory controller (Fig. 1).

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to further include Wilcox's system of power management. By doing so, Nizar could benefit by further including a means of reducing power consumption of DRAM devices, by placing them into low power states while not in use, as taught by Wilcox (paragraph 0003 – all lines).

8. Claims 2, 14 and 34 are rejected under 35 U.S.C. 103(a) as being unpatentable over the Nizar (US Patent 6,378,056 B2) as applied to claims 1, 13 and 33 above, and in further view of Manowitz (US PG Publication 2001/0039603 A1).

As for claims 2, 14, and 34, though Nizar teaches accessing a second unit of data, he fails to teach accessing one from a group comprising a hard disk, floppy disk, CD-ROM or a separate computer interconnected via a network.

Manowitz however teaches a system which stores solid state memory cards in a device bay over a network (referring to Fig. 3 – element 212). It is worthy to note that the bay it self is just one of a plurality of elements including a separate computer (Fig. 2, PC element 206) of the network – (paragraphs 0017 and 0018, all lines). Therefore the device bay (Fig. 2, element 212) can be accessed via the computer through the network.

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to further include Manowitz's networked device bay storage for his own to access his own memory modules. By doing so, Nizar would benefit by having a system to dynamically change the memory capacity of his system over a network by simply adding or removing modules from the bay (paragraph 0015, all lines). Nizar would also benefit by using the IEEE-1394 interface, which prevents data loss during live connection/disconnection of the memory (paragraph 0002, all lines).

9. Claims 3-4, 15-16, 35-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Nizar (US Patent 6,378,056 B2) and Manowitz (US PG Publication 2001/0039603 A1) as applied to claims 2, 14, and 34 above, and in further view of Williams et al. (US Patent 6,507,530 B1), hereinafter Williams.

As for claims 3-4, 15-16, 35-36, though the combined teachings of Nizar and Manowitz fail to teach the second unit of data as a memory module information file. Williams however teaches a weighted throttling mechanism with rank based throttling for a memory system wherein command information (i.e. memory module information file) is obtained from a plurality of device ranks. The controller uses the command information to generate a power weight value based on this information. The controller compares the stored power count of the ranks to a threshold to determine if the controller is to throttle the memory (see abstract). It is worthy to note that power values must be stored while the throttling logic (Fig. 1) increments before the comparison can be performed (Williams explicitly discloses the use of registers for storage). In other words, a subunit (i.e. power count) is stored to make the determination. Col. 4, lines 4-16 further illustrates storing the power value.

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to further include Williams's throttling based mechanism for a memory system in his own memory system. By doing so, Nizar would benefit by having a means of throttling his memory units, hence reducing the likelihood of thermal overstress of the memory, as taught by Williams, col. 1, lines 33-38.

10. Claims 5-6, 9-10, 17-18, 21, 23, 37-38 and 41-42 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Nizar (US Patent 6,378,056 B2) and Manowitz (US PG Publication 2001/0039603 A1) and Williams (US

Art Unit: 2188

Patent 6,507,530 B1) as applied to claims 4, 16 and 36 above, and in further view Koga (US PG Publication 2001/0026487 A1).

As for claims 5, 10, 17 and 37, and 42 the combined teachings of Nizar, Manowitz, and Williams fail to teach the information stored in his memory modules as including the either operating frequencies, or the manufacturer of the memories.

Koga however teaches storing the operating frequencies and manufacturer of the memories in the memories themselves (paragraph 0031, all lines).

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to include Koga's apparatus into his own memory module system. By doing so, Nizar would benefit by having a memory module system that achieves a higher operation speed by utilizing both on-board type memory modules, and slot-type memory modules to reduce the need to increase the installation area as taught by Koga (paragraph 0012, all lines).

As for claims 6, 18 and 38, Nizar teaches accessing the second unit in response to initial booting of the computer system (Fig. 6 describes the process starting with system restart).

As for claims 9, 21 and 41, Nizar teaches the information as being accessed by the BIOS (col. 3, lines 58-67).

As for claim 23, Koga teaches the information as including the manufacturer and operating frequencies of the memory (described in the rejection of claim 5 above).

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to include Koga's apparatus into his own memory module system. By doing so, Nizar would benefit by having a memory module system that achieves a higher operation speed by utilizing both on-board type memory modules, and slot-type memory modules to reduce the need to increase the installation area as taught by Koga (paragraph 0012, all lines).

11. Claims 7-8, 19-20, and 39-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Nizar (US Patent 6,378,056 B2), Manowitz (US PG Publication 2001/0039603 A1), Williams (US Patent 6,507,530 B1), Koga (US PG Publication 2001/0026487 A1) as applied to claims 5, 17, and 37 above, and in further view Azevedo et al. (US PG Publication 2003/0221072 A1), hereinafter Azevedo.

As for claim 7, 19 and 39, Nizar fails to teach the second unit of data as being accessed in response to a change in the memory controller register.

Azevedo however teaches an apparatus for increasing processor performance in a computing system, which includes a memory controller which contains a dirty bit. The dirty bit indicates if data in the memory has been changed. If the dirty bit is changed to indicate the line is dirty, the controller will access the memory by flushing the cache

(paragraph 0065, all lines). In other words, once a change occurs to this bit (i.e. register), the memory will be accessed.

As for claims 8, 20 and 40, again Nizar fails to teach the second unit of data as being accessed in response to an indication that the module information file have not be accessed.

Azevedo however teaches requesting data depending on the validity of the data and the tag portion of the address. The memory can be accessed if it is determined that an exact comparison occurs (data is valid as it has not been accessed since newly written – paragraph 0061, all lines).

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to further include Azevedo's apparatus into his own memory system. By doing so, Nizar could improve his processor's response to memory requests as suggested by Azevedo in paragraph 0020, all lines.

12. Claims 11, 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Nizar (US Patent 6,378,056 B2), Manowitz (US PG Publication 2001/0039603 A1), Williams (US Patent 6,507,530 B1), Koga (US PG Publication 2001/0026487 A1) as applied to claims 10 and 21 above, and in further view Haas et al. (US PG Publication 2005/0050266 A1), hereinafter Haas.

As for claims 11, and 22 Nizar fails to teach parsing the information file as recited in these claims.

Haas however teaches a method for storing data independent memories, which includes parsing data into data segments, and storing those segments into a non-

Art Unit: 2188

volatile memory (paragraph 0020, lines 1-10). Examples of non-volatile memory are provided in paragraph 0029, lines 1-13.

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to further include parsing of the data into his own memory system. By doing so, Nizar would have a means of providing redundancy for data in his system, in case a memory failure occurs as taught by Haas (paragraph 0002, all lines).

13. As for claims 12 and 24, though Williams teaches his information file as supporting DRAM, he fails to teach support SRAM, or FLASH memory. However it would have been obvious to a person of ordinary skill in the art at the time of the invention to further include these two well known memories. One of ordinary skill in the art would have been motivated to do so, to improve the access time to the memory.

Examiner takes Official Notice (see MPEP section 2144.03) that these two memories were well known when the invention was made. The Applicant is entitled to traverse any/all official notice taken in this action according to MPEP section 2144.03. However, MPEP section 2144.03 further states "See also *In re Boon*, 439 F.2d 724, 169 USPQ 231 (CCPA 1971) (a challenge to the taking of judicial notice must contain adequate information or argument to create on its face a reasonable doubt regarding the circumstances justifying the judicial notice)." Specifically, *In re Boon*, 169 USPQ 231, 234 states "as we held in *Ahlert*, an applicant must be given the opportunity to challenge either the correctness of the fact asserted or the notoriety or reputation of the reference cited in support of the assertion. We did not mean to imply by this statement that a bald challenge, with nothing more, would be all that was needed". Further note

that 37 CFR section 671(c)(3) states "Judicial notice means official notice". Thus, a traversal by the Applicant that is merely "a bald challenge, with nothing more" will be given very little weight.

14. Claim 26 is rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Nizar (US Patent 6,378,056 B2) and Wilcox (US PG Publication 2003/0061458 A1) as applied to claim 26 above, and in further view Manowitz (US PG Publication 2001/0039603 A1).

As for claim 26, though Nizar teaches accessing a second unit of data, he fails to teach accessing one from a group comprising a hard disk, floppy disk, CD-ROM or a separate computer interconnected via a network.

Manowitz however teaches a system which stores solid state memory cards in a device bay over a network (referring to Fig. 3 – element 212). It is worthy to note that the bay it self is just one of a plurality of elements including a separate computer (Fig. 2, PC element 206) of the network – (paragraphs 0017 and 0018, all lines). Therefore the device bay (Fig. 2, element 212) can be accessed via the computer through the network.

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to further include Manowitz's networked device bay storage for his own to access his own memory modules. By doing so, Nizar would benefit by having a system to dynamically change the memory capacity of his system over a network by simply adding or removing modules from the bay (paragraph 0015, all lines). Nizar would also

benefit by using the IEEE-1394 interface, which prevents data loss during live connection/disconnection of the memory (paragraph 0002, all lines).

15. Claims 27-28 rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Nizar (US Patent 6,378,056 B2), Wilcox (US PG Publication 2003/0061458 A1) and Manowitz (US PG Publication 2001/0039603 A1) as applied to claim 26 above, and in further view of Williams (US Patent 6,507,530 B1).

As for claims 27-28, though Nizar fails to teach the second unit of data as a memory module information file. Williams however teaches a weighted throttling mechanism with rank based throttling for a memory system wherein command information (i.e. memory module information file) is obtained from a plurality of device ranks. The controller uses the command information to generate a power weight value based on this information. The controller compares the stored power count of the ranks to a threshold to determine if the controller is to throttle the memory (see abstract). It is worthy to note that power values must be stored while the throttling logic (Fig. 1) increments before the comparison can be performed (Williams explicitly discloses the use of registers for storage). In other words, a subunit (i.e. power count) is stored to make the determination. Col. 4, lines 4-16 further illustrates storing the power value.

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to further include Williams's throttling based mechanism for a memory system in his own memory system. By doing so, Nizar would benefit by having

a means of throttling his memory units, hence reducing the likelihood of thermal overstress of the memory, as taught by Williams, col. 1, lines 33-38.

16. Claims 29 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Nizar (US Patent 6,378,056 B2), Wilcox (US PG Publication 2003/0061458 A1), Manowitz (US PG Publication 2001/0039603 A1), and Williams (US Patent 6,507,530 B1) as applied to claim 28 above, and in further view of Koga (US PG Publication 2001/0026487 A1).

As for claim 29, Nizar fails to teach the information as including the operating frequencies of the memory.

Koga however teaches storing the operating frequencies and manufacturer of the memories in the memories themselves (paragraph 0031, all lines).

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to include Koga's apparatus into his own memory module system. By doing so, Nizar would benefit by having a memory module system that achieves a higher operation speed by utilizing both on-board type memory modules, and slot-type memory modules to reduce the need to increase the installation area as taught by Koga (paragraph 0012, all lines).

As for claim 30, Nizar teaches accessing the second unit in response to initial booting of the computer system (Fig. 6 describes the process starting with system restart).

Art Unit: 2188

17. Claims 31-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Nizar (US Patent 6,378,056 B2), Williams (US Patent 6,507,530 B1), Manowitz (US PG Publication 2001/0039603 A1), Wilcox (US PG Publication 2003/0061458 A1), Koga (US PG Publication 2001/0026487) as applied to claims 5, 17, and 37 above, and in further view Azevedo (US PG Publication 2003/0221072 A1).

As for claim 31, Nizar fails to teach the second unit of data as being accessed in response to a change in the memory controller register.

Azevedo however teaches an apparatus for increasing processor performance in a computing system, which includes a memory controller which contains a dirty bit. The dirty bit indicates if data in the memory has been changed. If the dirty bit is changed to indicate the line is dirty, the controller will access the memory by flushing the cache (paragraph 0065, all lines). In other words, once a change occurs to this bit (i.e. register), the memory will be accessed.

As for claim 32, again Nizar fails to teach the second unit of data as being accessed in response to an indication that the module information file have not be accessed.

Azevedo however teaches requesting data depending on the validity of the data and the tag portion of the address. The memory can be accessed if it is determined that an exact comparison occurs (data is valid as it has not been accessed since newly written – paragraph 0061, all lines).

It would have been obvious to one of ordinary skill in the art at the time of the invention for Nizar to further include Azevedo's apparatus into his own memory system. By doing so, Nizar could improve his processor's response to memory requests as suggested by Azevedo in paragraph 0020, all lines.

Conclusion

18. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Lee (US PG Publication 2004/0117581 A1) discloses a computer system and control method thereof.

Kartoz (US PG Publication 2003/0110368 A1) discloses a method and system for initializing a hardware device.

Miller et al. (US PG Publication 2004/0064686 A1) disclose a method and apparatus for marking current memory configuration.

Leyda et al. (US Patent 6,336,176 B1) disclose memory configuration data protection.


19. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Craig E. Walter whose telephone number is (571) 272-8154. The examiner can normally be reached on 8:30a - 5:00p M-F.

20. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (571) 272-4210. The fax phone

Art Unit: 2188

number for the organization where this application or proceeding is assigned is 571-273-8300.

21. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Craig E Walter
Examiner
Art Unit 2188

CEW



MANO PADMANABHAN
SUPERVISORY PATENT EXAMINER